

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

FIG. 1




FIG. 2  
PRIOR ART




FIG. 3  
PRIOR ART




FIG. 4





FIG. 5



# FIG. 6

BUS-MEMORY CONNECTION  
CONTROLLER 401




FIG. 7




FIG. 8




FIG. 9

MASTER	SLAVE	READ /WRITE	DIR_P	DIR_M	DIR_S	SEL_P	SEL_M	SEL_S	DT_CNT
NUMBER IN FIG. 5									
IDLE									
PROCESSOR IO1	MAIN MEMORY IO4	R	1	0	0	0	0	0	001
PROCESSOR IO1	MAIN MEMORY IO4	W	0	1	0	0	0	0	010
PROCESSOR IO1	SYSTEM BUS DEVICE IO5	R	1	0	0	1	0	0	011
PROCESSOR IO1	SYSTEM BUS DEVICE IO5	W	0	0	1	0	0	0	100
SYSTEM BUS DEVICE IO5	MAIN MEMORY IO4	R	0	0	1	0	0	1	101
SYSTEM BUS DEVICE IO5	MAIN MEMORY IO4	W	0	1	0	0	1	0	110

# FIG. 10

## PROCESSOR MAIN MEMORY READ

	DT_CNT	ACK	RAS	CAS	WE	AD_MPX	S_GNT	S_STB	S_ACK	S_ADD	S_READ
S1	O										
S2	O										
S3	O		O								
S4	O		O			O					
S5	O		O	O		O					
S6	O		O	O		O					
S7	O	O				O					
S8											

# FIG. 11

## PROCESSOR MAIN MEMORY WRITE

	DT_CNT	ACK	RAS	CAS	WE	AD_MPX	S_GNT	S_STB	S_ACK	S_ADD	S_READ
S1	O										
S2	O										
S3	O		O								
S4	O		O		O	O					
S5	O	O	O	O	O	O					
S6			O	O	O						



FIG. 12

# PROCESSOR SYSTEM BUS DEVICE READ

[illegible]

FIG. 13

# PROCESSOR SYSTEM BUS DEVICE WRITE

[illegible]

# FIG. 14

DMA READ

	DT_CNT	ACK	RAS	CAS	WE	AD_MPX	S_GNT	S_STB	S_ACK	S_ADD	S_READ
S1	○						○				
S2	○						○				
S3	○		○				○				
S4	○		○			○	○				
S5	○		○	○		○	○				
S6	○		○	○		○	○				
S7	○		○	○		○	○				
S8	○		○	○		○	○		○		
S9											

# FIG. 15

DMA WRITE

	DT_CNT	ACK	RAS	CAS	WE	AD_MPX	S_GNT	S_STB	S_ACK	S_ADD	S_READ
S1	○						○				
S2	○						○				
S3	○		○				○				
S4	○		○		○	○	○				
S5	○		○	○	○	○	○		○		
S6			○	○	○						

FIG. 16





FIG. 17



# PROCESSOR MAIN MEMORY WRITE




FIG. 19

